
Logic Diagrams



Document Control Numl	per: 23- 00838
Issue Date	

CGP-100 Graphics Processor Logic Diagrams

COMPANY CONFIDENTIAL

The information and drawings contained herein are confidential and proprietary information of Computervision Corporation and shall not be divulged to any third party without the prior written consent of Computervision Corporation.

Reproduction in whole or in part is forbidden.

Computervision Corporation All Rights Reserved Printed in USA


COMPUTERVISION ECO NO. FM, APPR'D CORPORATION RET #55EMBLY OTY TITLE CONTROL ELIST DOCUMENT CONTROL CONT	1 21X009 C	NORTOFIE OU	CHOLLON PACKAGE		SON SHT OF	MANUFACTURER NOTE/COMMENTS	NO DRAWING																					
REVISIONS 0.1°C _{HK} APPR'D SYM ECO NO. ^C H _K APPR'D 1 7 M ⁻ 1/4/48 1 1 1/4 1 1 1/4 1 1 1/4 1 1 1/4 1 1 1/4 1 1 1/4 1 1/4	UTERVISION	C			DRN D.DAVIDS		TION PACKAGE		ال:	Z Z Z	としてに	2000	IATIC		1AT1C	X ASSY	AY SCHEPIBTIC	HART	3		FMORY	~						
PEVI 0. ^C ^H _H APPR' 1. Z ABT OR 1. Z		NO. CHK APPR'D		MODUL		01V 01 02 DES	REF DOCUMENT	CPU	- 12	T HOL	D D D	MIC ASSY	٦,		FPU :	JAJA WENC	TEMETER PERM	FLOW		Σ	1/32K	/32K						
		J. Chk APPR'D SYM	12007	101		┢╴		120	122	130	132 050	950 050	201	115	211	001	102	015	305	1315	525	22.7						

Table of Contents

CGP-100 Family Tree (Rev. D) DX21Y007 (1 Sheet) Backplane Connector List (Rev. C) ES21E050 (1 Sheet) Power Supply PSI1157B (2 Sheets) Control Panel (Rev. D) DS21E132 (1 Sheet) Central Processing Unit (Rev. J) DS21E122 (10 Sheets) Microprogram Flow Charts (Rev. E) DS21E015 (27 Sheets) 128/32K A/B-Port Memory Unit (Rev. E) DS21E252 (16 Sheets) 32/128K Memory Unit (Rev. D) DS21E227 (9 Sheets) (OBSOLETE) 32K Memory Unit (Single Port) (Rev. D) DS21E102 (7 Sheets) (OBSOLETE) Memory Management and Protection Unit (Rev. K) **DS21E107 (4 Sheets)** B-Port Memory Management and Protection Unit (Rev. F) DS21E282 (5 Sheets) Floating-Point Unit (Rev. C) **DS21E117 (7 Sheets)**

CGP Family Tree

_



Backplane

Connector List Artwork Silkscreen

POWER SUPPLY CONNECTORS S FOK \$ GND | M PCK |
2 | FEYEST | S |
2 | M WRIT | S |
3 | M WRIT | S |
3 | D MAR | S |
4 | D MAR | S |
5 | V | 2 | DATA 2 |
5 | MRUS | S |
6 | MRUS | S |
6 | MRUS | S |
6 | MRUS | S |
7 | MR 16 14 12 ID 8 6 4 2 -5V 2 DATA 2 | TATA 2 | T ## MBUS | # FESY | ## BUFFUL | J200 z -12V 2 -12√ 2 PUN 3 2 OATA 15 5 OATA 15 5 OATA 15 5 OATA 15 5 OATA 15 6 OATA 15 CATA 16 CATA 17 CA DATA 1 3 DATA 13 DATA 14 DATA 13 DATA 14 DATA 15 DATA 15 DATA 15 DATA 15 DATA 16 DATA CONTROL OF JATA J DATA J

JATA J DATA J

JATA J DATA J

JATA J DATA J

JATA J DATA J TTY CONNECTOR 2 PUN Ø 2 SND | 2 | VICEO OUT | 3 | VICEO IN SAME | 10 |
3 | VICEO OUT | 3 | VICEO IN | 2 |
5 | COURSE PROF | 5 | VICEO | CO
2 | ACCESS PROF | 5 | VICEO |
2 | MAUS | 3 | 5 | MBUS | 2 |
7 | MBUS | 3 | 5 | MBUS | 4 |
7 | OVER | 5 | VICEO | 5 |
7 | OVER | 7 | VICEO | 5 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER | 7 | VICEO | 7 |
7 | OVER 11, 12, 14, 15, 16 S GNO S GNO ACCESS FROM S ABORT CYC. NELSO S 412V 5 4 3 2 1 \$ ACCESS PROT \$ +12V \$ MBUS 3 \$ MBUS 2 \$ R2ENB \$ MBUS 4 \$ | Si GND | \$ \(\) \(\ PUN4

PIMEED PHINA -SV TATA ROR +SV TIENS THE STATE OF | A COLD | SI PUN 6 | SI COLD | SI PUN 6 | SI COLD | SI PUN 2 | SI COLD | SI PUN 2 | SI TUTE | S S DCHI Z RADI DCHO X WRUS 5
TNYR M DEFEP

MCLK MBUS 5 2 DCHO | NAME | RADE | NAME | 2 DCH0 3 MBUS 5 N TNTR A INTR A INTR STATE OF THE STATE OF TH 5 DCHM1 ≅ DCHM1 © DCHM1 ≈ DCHM I E DCHMØ S ZLEINTER 2 71M8 2 2 VRUS 6 2 PICK UP 2 VRUS 7 2 PICK UP 2 VRUS 7 2 PICK UP 2 VRUS 7 2 PICK UP 2 VRUS 8 2 PICK UP 2 HI SPEED READER PUNCH ▼ Maus 9 S * MRUS 9 | S | MRUS 10 |

* MBUS 11 | MBUS 10 |

* Sy | Sy | Sy | Sy |

* GND | MBUS 10 |

* SON | MBUS 10 |

* Son | MBUS 10 |

* MBUS 10 | MBUS 10 |

* MBUS 1 MBUS 9 MBUS 10 * MBUS 9 S MBUS 10 MBU * WRUS 10 - GND # GND ** GND | 8 GND | 8 S GND | # 3ND [\$ | GND | \$.5V | \$.5 \$ '50 \$50.0 \$50.0 SELB SELD 3 SELP 3 SELD SELB SELD 2 TOPLS 2 DS 0 109ST E IDPLS DS Ø 5 DS 0 5 DS 1 5 DS 2 5 DS 2 5 DS 4 1061 1531 1651 \$ 05 1 \$ 05 2 \$ 05 5 \$ 05 4 DS 1 3 DS 2 5 DS 5 3 DS 4 DCHA CH5 CH6 CH7 105 J9-J14 | DOMA | 3 DATOR 3 DATIC ACTAC & DATCA & DATCA & DATCA & C DATOR
DATIC ACTAD S 3 DATTA S CPUCLK S CALVE
S TOINST S DATIC
S 184 2 SIRT
S LA CLR # DATES TYPE 11 10'S. CONN. STRT 3 STRT 2 STRT CLR \$ # CLR
\$ 7 NATOC.
\$ 7 NATOC.
\$ 2 08.3
\$ 08.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10.3
\$ 10. ₽ DATOC ₽ OS 3 DALIA P DATEC 7 MRUS 14 F DATTA 7 MRUS 15 7 DATTR 2 MRUS 15 7 DATTR 2 MRUS 15 7 DATTR 2 MRUS 15 7 MSKO 2 MRUS 17 7 MSKO 2 GNO 7 GNO \$\\ \text{Tis} \cdot \text{#} \text{ for \$\text{5} \text{ for \$\text{7} \text{ for \$\text{ for \$\text{7} \text{ for \$\text{7} \text{ for \$\text{ for \$\text{ for \$\text{7} \text{ for \$\text{ # MPUS 13 # DATIA # MPUS 15 # DATIA # MPUS 15 # DATIA # MPUS 12 # INTA # MPUS 13 # MSKO # GND # GND J6 J1D J11 J12 J13 J14 E3 21 E 050 X GNO X GND 3 GND S MC3 S MC2 S MC1 S MCØ NUCADØ4 E MC3 2 VC 2 PTP J7 J8 S INC I S INC # MC & # MUCADD4 # MUCAD D2 # MUCAD D2 # MUCAD D1 # mucado4 2 2 Mucac 03 18 2 Mucad 02 2 2 Mucad 01 2 MUC © MUCAD Ø3 R ⊇ MIJCAD Ø2 □ ⊒ MIJCAD Ø1 □ 12 CHD A83 25 13 A91 CHO 2G E NUCADUM E FPU FPU STC-2 4 4, 9,17 SLOTS Lot of Charles and Control of Charles and SLOTS 6,7 8 13 14 15 16 21 22 23 24 SLOT 5 (CHLY) SLOTS 3,1(19 SLOTS 4,812,16,20,24


.

•

1


Power Supply

	Sheet No.
Transformer	1
Regulator Modules	1
Logic Module	2
-5 Volt Regulator	2



C"

(




SCHEMATIC - LOGIC

Control Panel

Logic Diagram


•


,





Central Processor Unit


	Sheet No.
Block Diagram	
Data Transceivers	1
Control Store	2,3
Microinstruction Decode	2,3
Test Multiplexer	3
RALU	4
APL ROMs	4
Instruction Register	5
CPU Clock	5
FPLAs	6
Next Address Logic	6
I/O Logic	7,9
Control Panel Encoding	7
Processor State Register	8
Control Panel Interface	8
Real Time Clock	9
Serial Line Control	10

































Microprogram Flow Chart


	Sheet No.
Instruction Fetch	1
Indirect Addressing	1
Move Data Instructions	2
Modify Memory Instructions	2
Jump Instructions	2
Arithmetic/Logic Instructions	3
Unsigned Integer Multiplication	4
Unsigned Integer Division	5
I/O Instructions	6
Interrupts	7
Data Channels	8
Pseudo-Instructions	9
Console Functions	9,10
Floating Point Interface	11-14
Microdiagnostics	15-27













































































128/32K A/B-Port Memory Unit DS21E252

	Sheet No.
Address Selection	1
Jumper Configuration	1
Memory Prioritizing	2
Refresh and Timing Logic	2
Data In Multiplexer	3
Data Out Latch	3
Parity Logic	3
Bus Control Logic	4
Bus Logic	5
Memory Address Logic	5
A-Port/B-Port Select Logic	6
Address Multiplexer Logic	6
Refresh Counter Logic	6
Row Address Strobe Clock	6
I/O Logic	7
Memory Row A	8
Memory Row B	9
Memory Row C	10
Memory Row D	11
Memory Row E	12
Memory Row F	13
Memory Row G	14
Memory Row H	15
B-Port Connectors	16

IPLONED TO THE CONTRACTOR

DA21E200-X CONFIGURATION TABLE

	SINGLE PORT	DUAL PORT, DISTRIBUTED MODE	DUAL PORT, GPU MODE	SINGLE PORT 32K
POPULATED WITH 4K RAMS (MK 4027-3)	USE CONFIGURATION BLOCKS A.A1.B	USE CONFIGURATION BLOCKS A.AL.C.D.E	USE CONFIGURATION BLOCKS A.C.D.E	
POPULATED WITH 16K RAMS (MK 4116-3)	DA21E250-02 USE CONFIGURATION BLOCKS B.F	DA21E250-01 USE CONFIGURATION BLOCKS D.E.F.G	DA21E250-01 USE CONFIGURATION BLOCKS E.F.H	DA21E250-03 USE CONFIGURATION BLOCKS ALI

CONFIGURATION BLOCK A) 32K HARDWARE CONFIGURATION (USING 4K RAMS)

- 2) ADJUST POT R31 SUCH THAT TP HAS A 29 JS REP RATE
 3) INSERT JUMPERS: JP9-2 . JP11-2 . JP13-2
 4) POPULATE MEMORY ARRAY WITH MK4027-3 MEMORY CHIPS

CONFIGURATION BLOCK AD APORT 32K ADDRESSING CHART

* APORT FIELD	AMCO	AMC1	AMC2	VMC3	**CLOSED CONTACTS ON SWITCH PACK 1V
Ō	Н	Н	Н	Н	8
1	Н	Н	Н	L	7.8
2	Н	Н	L	Н	8.B
3	Н	Н	L	L	8.7.8
4	Н	L	Н	Н	5.8
5	Н	L	Н	L	5.7.8
8	Н	L	L	Н	5.8.8
7	Н	L	L	L	5.8.7.8
8	L	Н	Н	Н	4 . 8
9	L	Н	Н	L	4.7.8
10	L	Н	L	Н	4.8.8
11	Ł	Н	L	L	4.B.7.8
12	L	L	Н	Н	4 .5 .8
13	L	L	Н	L	4.5.7.8
14	L	L	L	Н	4.5.B.B
15	L	L	L	L	4.5.B.7.8

- * EACH FIELD NO. REPRESENTS ONE 32K SEGMENT OF MEMORY
- ** ALL OTHER CONTACTS ON SWITCH PACK IV OPEN

CONFIGURATION BLOCK B) SINGLEPORT CONFIGURATION I) DEPOPULATE PC BOARD AS PER BM21E250-02 2) ADD JUMPERS JP3 , JP5 , JP7

CONFIGURATION BLOCK C) BPORT 32K MEMORY ROW SELECT 1) INSERT JUMPERS: JP10-2 . JP12-2 . JP14-2

CONFIGURATION BLOCK D) BPORT 32K ADDRESSING AND 1/0 DEVICE CODE CHART

*BPORT FIELD	BMCO	BMC1	BMC2	висэ	
OR	OR	OR	OR	OR	**CLOSED' CONTACTS
I/O DEVICE CODE	BDSO	BDS1	BDS2	BDS3	ON SWITCH PACK 12S
0	Н	Н	Н	Н	8
1	Н	Н	Н	L	4.8
2	Н	Н	L	Н	3.8
3	Н	Н	L	L	3 . 4 . 8
4	Н	L	Н	Н	2.8
5	Н	L	н	L	2.4.8
8	Н	Ł	L	Н	2.3.B
7	Н	L	L	L	2.3.4.8
8	L	Н	Н	Н	1.8
9	L	Н	Н	L	1.4.B
10	L	Н	L	Н	1.3.B
11	L	Н	L	L	1.3.4.B
12	L	L	Н	Н	1 .2 .8
13	L	L	Н	L	1,2,4.8
14	L	L	L	Н	1.2.3.8
15	L	L	L	L	1.2.3.4.8

- * EACH FIELD NO. REPRESENTS ONE 32K SEGMENT OF MEMORY
- ** ALL OTHER CONTACTS ON SWITCH PACK 12S AND 9C OPEN

CONFIGURATION BLOCK E) LAST BOARD IN DAISY CHAIN

THE LAST DUAL PORT MEMORY BOARD IN A DAISY CHAIN MUST TERMINATE BPORT BUS SIGNALS. THE LAST DUAL PORT MEMORY IN A DAISY CHAIN ONLY MUST HAVE THE FOLLOWING RESISTORS: RPG.RP7.RPB. RP12 , RES PACK 12F

CONFIGURATION BLOCK F) 128K HARDWARE CONFIGURATION/APORT 128K ADDRESSING M

- 1) R2O AND R22 INSERTED
 2) INSERT JIMPER JP4
 3) ADJUST POT R31 SUCH THAT TP HAS A 14.5 JJS REP RATE
 4) INSERT JUMPERS JP9 , JP11 , JP13
 5) POPULATE MEMORY ARRAY WITH MK411B-3 MEMORY CHIPS
 6) APORT 12BK ADDRESSING CHART

*APORT FIELD NO.	AMCO	ĀM C1	AM C2	AMC3	AMC3	**CLOSED CONTACTS ON SWITCH PACK 1V
0.1,2,3	Н	Н	Н	Н	Н	
4.5.8.7	Н	Н	Н	Н	L	5
8.9.10.11	Н	Н	Н	L	Н	4
12.13.14.15	Н	Н	Н	L	L	4.5
16,17,1B,19	Н	Н	L	Н	Н	3
20,21,22,23	Н	Н	L	Н	L	3.5
24.25.26.27	Н	Н	L	L	Н	3.4
28,29,30,31	Н	Н	L	L	L	3.4.5
32,33,34,35	Н	L	Н	Н	Н	2
38.37.38.39	Н	L	Н	Н	L	2.5
40.41.42.43	Н	L	Н	L	Н	2.4
44,45,4B,47	Н	L	Н	L	L	2.4.5
48,49,50,51	н	L	L	Н	Н	2.3
52,53.54.55	Н	L	L	Н	L	2.3.5
58,57,58,59	Н	L	L	L	Н	2.3.4
80, 61, B2, B3	Н	L	L	L	L	2.3.4.5
84.85.88.87	L	Н	Н	Н	Н	1
88.89.70.71	L	Н	Н	Н	L	1.5
72,73,74,75	L	Н	Н	L	Н	1.4
7B,77.7B.79	L	Н	Н	L	L	1.4.5
80.81.82.83	L	Н	L	Н	Н	1.3
84.85.8B,B7	L	Н	L	Н	L	1.3.5
88,89,90,91	L	Н	L	L	Н	1.3.4
92,93,94,95	L	Н	L	L	L	1.3.4.5
98,97,98,99	L	L	Н	Н	Н	1.2
100,101,102,103	L	L	Н	Н	L	1.2.5
104.105.108.107	L	L	Н	L	Н	1.2.4
10B,109,110,111	L	L	Н	L	L	1 .2 .4 .5
112,113,114,115	L	L	L	Н	Н	1.2.3
118.117.118.119	L	L	L	Н	L	1.2.3.5
120,121,122,123	L	L	L	L	Н	1.2.8.4
124,125,12B,127	L	L	L	L	L	1.2.3.4.5

- * EACH FIELD NO. REPRESENTS ONE 32K SEGMENT OF MEMORY (TO EXPAND BEYOND 15 FIELDS . IC 2X AND 2V . SHT.7 . MUST BE ADDED)
- ** ALL OTHER SWITCH CONTACTS ON SWITCH IV ARE OPEN

CONFIGURATION BLOCK G) 12BK APORT/32K BPORT COMMON MEMORY WITH JUMPERS JP10. JP12, JP14. INSERTED

BMC2	BMC3	COMMON SEGMENT OF APORT 12BK MEMORY
Н	Н	1ST 32K
Н	L	2ND 32K
L	Н	3RD 32K
L	L	4TH 32K

2) TO FORCE COMMON APORT/BPORT MEMORY INDEPENDENT OF BMC2 AND BMC3

BMC2	висз	COMMON SEGMENT OF APORT 12BK MEMORY	JUMPERS INSERTED
X	X	1ST 32K	JP10, JP15, JP1B
X	X	2ND 32K	JP10. JP1B
Х	х	3RD 32K	JP10. JP15
х	Х	4TH 32K	JP10

WHERE X = DONT CARE

CONFIGURATION BLOCK H) BPORT 128K ADDRESSING CONFIGURATION

1) INSERT JUMPERS JP10. JP12. JP14 2) BPORT 12BK ADDRESSING CHART

BPORT FIELD NO.	BMADO	BMAD1	BMADS	BMCO	BMC1	**CLOSED ON SWITC	
						9C	128
0.1,2,3	Н	Н	Н	Н	Н		
4.5.B.7	Н	Н	Н	Н	L		2.5
8.9.10.11	Н	Н	Н	L	Н		1.8
12,13,14,15	Н	Н	Н	L	L		1 .2 .8
1B, 17, 1B, 19	Н	Н	L	Н	Н	7	
20,21,22,23	Н	Н	L	Н	L	7	2.
24.25.28.27	Н	Н	L	L	Н	7	1.0
28,29,30,31	Н	Н	L	L	L	7	1 .2 .
32.33,34.35	Н	L	Н	Н	Н	8	
38.37.38.39	Н	L	Н	Н	L	8	2.
40.41.42.43	Н	L	Н	L	Н	8	1.
44.45,4B,47	Н	L	Н	L	L	8	1.2.
48,49,50,51	Н	L	L	Н	Н	8.7	
52,53,54.55	Н	L	L	Н	L	8.7	2.
58.57.58.59	Н	i.	L	L	Н	8.7	1.
80.81.82.63	Н	L	L	L	L	8.7	1.2.
84,85,8B,87	L	Н	Н	Н	Н	6	
88, 89, 70, 71	L	Н	Н	Н	L	6	2.
72.73.74.75	L	Н	Н	L	Н	5	1.
78,77,78,79	L	Н	Н	L	L	5	1.2.
80,81,82,83	L	Н	L	Н	Н	5.7	
84.85.88.87	L	Н	L	Н	L	5.7	2.
88,89,90,91	L	Н	L	L	Н	5.7	1.
92,93,94,95	L	Н	L	L	L	5.7	1.2.
98.97.98.99	L	L	Н.	Н	Н	5.8	
100,101,102,103	L	L	Н	Н	L	5.8	2.
104,105,108,107	L	L	Н	L	Н	5.8	1.
108.109.110.111	L	L	Н	L	L	5.8	1.2.
112,113,114,115	L	L	L	Н	Н	5 .B .7	
11B, 117, 118, 119	L	L	L	Н	L	5.8.7	2.
120,121,122,123	L	L	L	L	Н	5.8.7	1.
124,125,12B,127	L	L	L	L	L	5.8.7	1.2.

EACH FIELD NO. REPRESENTS ONE 32K SEGMENT OF MEMORY ALL OTHER CONTACTS ON SWITCH PACK 12S AND 9C OPEN (9C-2 May be closed to disable aport)

CONFIGURATION BLOCK 1) 32K SINGLE PORT CONFIGURATION (USING 18K RAMS) 1) DEPOPULATE BOARDS AS PER ASSEMBLY DAZ1E250-03

MISCELLANEOUS JUMPERS


- 1) FOR LDMAR STARTING APORT MEMORY CYCLE INSERT JP-2
 2) FOR MEMBEAD STARTING APORT MEMORY CYCLE INSERT JP-1
 3) FOR GPU MODE REQUIRING DISABLED APORT .
 CLOSE SWITCH 9C-2


4) APORT MUC/NON MUC OPERATION JUMPER PLUG 4D MUC OPERATION 3-14 4-13 NON MUC OPERATION 5-12 8-11


B) APORT I/O DEVICE CODE


1) STANDARD 248. INSERT JP8 FOR 258

COMPLITERYISION	THIS DELAYING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION COMPORATION AND IS NOT TO BE USED OR REPRO- DUCED STRINGLY PERMISSION OF SOMEPLEAVISION COMPORATION				\exists							
MATERIAL			-	JOX ==.00% JEXX ==.00;0 FRACTIONAL=+1/84 ANGULAR==-100		E	ECO	34	23	1,7	19/	153
- 7			\vdash	DRUK 8 H0886 6	1/0	D	ECO	33		<u></u>	APPO	112
Filtred				OH RAME ?	<u>Zz</u>	TITLE		/ 2 2		MEMO		DAIL
W		DA21E250	1	PROJE MANNER		3/6	3 POR		SCH.	w F W C	ĞRA	M
	PUTERVISIO	N CORP.	QTY	MEN.	ATE	BOYTI				21E		
	NETON NOAD NOUTE GE RD, MASS. 01730)		REMOYE ALL BURRE AND BHARP EDGES		WT.		SH	T 1	OF 1	68	HTS











ı


-

•

4











A.


3.

















B PORT CONNECTORS

CONN C

CONN E

			_			
1	BINTR		2	1		B MEM RD
3			4	3	B MEM RO	
5	BPORTACT		6	5	B MEMWRT	BMEMWRT
7			8	7		BLDMAR
8		,	10	9	BLDMAR	
1	BIORST		12	11	B MEM BUS 15	
3	BCLR		14	13	B MEM BUS 14	
5	BIOPLS		16	15	B MEM BUS 13	
7			18	17	B MEM BUS 12	
В	BDS 3		20	18	B MEM BUS 11	
1	BDS 2		22	21	B MEM BUS 10	
3	BDS 1		24	23	B MEM BUS 9	
5	BDS 0		28	25	B MEM BUS 8	
7			28	27	B MEM BUS 7	
9			30	29	B MEM BUS 6	
1	BRQENB		32	31	B MEM BUS 5	
3			34	33	B MEM BUS 4	
5	BOATA 10		36	35	B MEM BUS 3	•
7	BOATA 1		38	37	B MEM BUS 2	BMAD2
В	BOATA 4		40	39	B MEM BUS 1	BMAD1
1	BOATA 5		42	41	B MEM BUS O	RESET
3	BDATA 6		44	43	BMC 3	BMADÒ
5	BDATA 7		46	45	BMC 2	BMCO
7	FREE		48	47	BMC 1	BPARER
9		BINTPOUT	50	4 B		B WEM BUSY

ALL UNUSEO PINS GROUNGEO


DS21E252


VOLTAGE FEE	OS FOR CONNECTORS PA.PB
+12 VOLTS	B46.A7.A8
-6 VOLTS	B81
-12 VOLTS	B71.B72
+5 VOLTS	A/B3.A/B4.A/B97.A/B98
GNO	A/B1.A/B2.A/B99.A/B100


THIS DRAWING CONT DOMPUTERVISION CO DUCED WITHOUT PE	TOLERAHOES DEDINAL JX es.61		\Box									
TERIAL				200.00 =0.00E			-					
			1	FRACTIONAL 1/04	U1/04							
			+	DRN 6 HOSES	\Box	[]	SEE	SHT. 1		i		
isht .			+			\$19	REVIS	ION DESCR	PTION	OHK.	APPO	DATE
				OHK		TITLE	120	/32K	MES	101	$\overline{\nabla}$	
		DA21E250	11	ENOR								
	PART NUMBER	MEXT ASSLIBLY	QTY	PROJ		A/	BP	DRT	SC F	D	IA	
COMPUTERVISION CORP.				UFQ		BOALE		DWG -	S2:		25	2
201 BURLING		SIGNATURE	DATE			NO.	JZ.	LC. (20			
BEOFORE		MENOYE ALL SUPPLEMENT EDGES	•	WI.		SHT	6 OF	16	SI	HTS		


32K/128K Memory Unit DS21E227 (Obsolete)


	Sheet No.
Block Diagram	
Address Selection	1
B Port Connections	1
Data Input/Output	2
Bus and MAR Logic	3
Cycle Timing Logic	4
Refresh Logic	4
Bus Control Logic	5
I/O Logic	6
Typical Rank	7
Memory Address Logic	8
Array	9





























32K Memory Unit (Single Port) DS21E102 (Obsolete)

	Sheet No.
Block Diagram	
Data Input/Output Logic	1
Bus and Memory Address Logic	2
Refresh Timing Logic	3
Bus Control Logic	4
I/O Logic	5
Typical Memory Rank	6
Parity Logic	6
Memory Array	7











. dr

T













Memory Management and Protection Unit


	Sheet No.
Block Diagram	
Mapper RAM	1
Bus Logic	1
Mapper Status	2
I/O Logic	3
Timing Logic	4
Protection Logic	4














B-Port Memory Management and Protection Unit


	Sheet No.
Mapper RAM	1
Bus Logic	1
Mapper Status Logic	2
I/O Logic	3
Timing Logic	4
Protection Logic	4
Switch Settings	5
Jumper Configuration	5
B-Port Connector Pinouts	5






ď









Floating Point Unit


.


•


>

















REMARKS FORM

Order No.: TECHNICAL or EDITORIAL ERRORS (include page number): SUGGESTIONS FOR IMPROVEMENT: FROM: (Please print)	Order No.: TECHNICAL or EDITORIAL ERRORS (include page number): SUGGESTIONS FOR IMPROVEMENT: FROM: (Please print) NAME: DATE			
TECHNICAL or EDITORIAL ERRORS (include page number): SUGGESTIONS FOR IMPROVEMENT: FROM: (Please print) NAME:	TECHNICAL or EDITORIAL ERRORS (include page number): SUGGESTIONS FOR IMPROVEMENT: FROM: (Please print) NAME:	TTLE:		_
SUGGESTIONS FOR IMPROVEMENT: FROM: (Please print) NAME:	SUGGESTIONS FOR IMPROVEMENT: FROM: (Please print) NAME:	Order No.:	-	
FROM: (Please print) NAME: DATE	FROM: (Please print) NAME: DATE	ECHNICAL or EDITORIAL ERF	RORS (include page number)	:
FROM: (Please print) NAME: DATE	FROM: (Please print) NAME: DATE			
FROM: (Please print) NAME: DATE	FROM: (Please print) NAME: DATE			
FROM: (Please print) NAME: DATE	FROM: (Please print) NAME: DATE			
FROM: (Please print) NAME: DATE	FROM: (Please print) NAME: DATE			
(Please print) NAME: DATE	(Please print) NAME: DATE	SUGGESTIONS FOR IMPROVEM	IENT:	
(Please print) NAME: DATE	(Please print) NAME: DATE			
(Please print) NAME: DATE	(Please print) NAME: DATE			
(Please print) NAME: DATE	(Please print) NAME: DATE			
(Please print) NAME: DATE	(Please print) NAME: DATE			
(Please print) NAME: DATE	(Please print) NAME: DATE			
TITLE:	TITLE:	NAME:		DATE
		TITLE:		
RESS			STATE	ZIP

